

FORM PTO-1449
(REV. 7-80)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.
851663.422USPCAPPLICATION NO.
09/807,500

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

APPLICANTS

Rakesh Malik and Puneet Goel

FILING DATE

June 11, 2001

GROUP ART UNIT

2171 2124

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						

RECEIVED
JAN 18 2002
Technology Center 2100

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	TRANSLATION	
					YES	NO
CD	AK	WO 94/23493	10/13/94	WIPO	<input checked="" type="checkbox"/>	<input type="checkbox"/>
	AL					
	AM					
	AN					

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

CD	AO	Dawood Alam et al, "VLSI Implementation of a New Bit-Level Pipelined Architecture for 2-D Allpass Digital Filters," <i>Institute of Electrical and Electronics Engineers</i> , 1: 724-727, April 30-May 3, 1995.
CD	AP	K. Manivannan et al., "Minimal Multiplier Realization of 2-D All-Pass Digital Filters", <i>IEEE Transactions on Circuits and Systems</i> , 35(4):480-484, April 1998.
CD	AQ	Rakesh Malik and Puneet Goel, "Area Minimal Architecture in Bit-serial FIR Filters", <i>Proceedings of the European Conference on Circuit Theory and Design ECCTD'99</i> , Stresa, Italy, August 29-September 2, 1999, p. 719-722.

EXAMINER

DATE CONSIDERED

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).